Accéder directement au contenu Accéder directement à la navigation
Communication dans un congrès

An FPGA target for the StarPU heterogeneous runtime system

Abstract : Heterogeneity in HPC nodes appears as a promising solution to improve the execution of a wide range of scientific applications, regarding both performance and energy consumption. Unlike CPUs and GPUs, FPGAs can be configured to fit the application needs, making them an appealing target to extend traditional heterogeneous HPC architectures. However, exploiting them requires an in-depth knowledge of low-level hardware and high expertise on vendor-provided tools, which should not be the primary concern of HPC application programmers. In this paper, we present the first results of the HEAVEN project that aims at designing a framework enabling a more straightforward development of scientific applications over FPGA enhanced platforms. Our work is concentrated on providing a framework, which will require the minimum knowledge of the underlying architecture, as well as fewer changes to the existing code. To fulfill these requirements, we extend the StarPU task programming library that initially targets heterogeneous architectures to support FPGA. We use Vivado HLS, a high-level synthesis tool to deliver efficient hardware implementations of the tasks from high-level languages like C/C++. For the evaluation of our proposal, we present code snippets for a blocking version of matrix multiplication, illustrating the ease of development our approach delivers. We also show preliminary results regarding the performance of the FPGA version, which validate our proof-of-concept implementation.
Keywords : FPGA
Type de document :
Communication dans un congrès
Liste complète des métadonnées

Littérature citée [11 références]  Voir  Masquer  Télécharger

https://hal.univ-grenoble-alpes.fr/hal-01858951
Contributeur : François Broquedis <>
Soumis le : mardi 21 août 2018 - 14:59:00
Dernière modification le : mercredi 7 octobre 2020 - 13:20:38
Archivage à long terme le : : jeudi 22 novembre 2018 - 14:21:32

Fichier

recosoc.pdf
Fichiers produits par l'(les) auteur(s)

Licence


Distributed under a Creative Commons Paternité - Pas d'utilisation commerciale 4.0 International License

Identifiants

  • HAL Id : hal-01858951, version 1

Citation

Georgios Christodoulis, Manuel Selva, François Broquedis, Frédéric Desprez, Olivier Muller. An FPGA target for the StarPU heterogeneous runtime system. 13th International Symposium on Reconfigurable Communication-centric Systems-on-Chip (RECOSOC 2018), Jul 2018, Lille, France. pp.1-8. ⟨hal-01858951⟩

Partager

Métriques

Consultations de la notice

293

Téléchargements de fichiers

490