Efficient Monitoring of Loose-Ordering Properties for SystemC/TLM

Abstract : SystemC Transaction-level modeling (TLM) provides high-level component-based models for SoCs, for which assertion-Based-Verification (ABV) allows property checking early in the design cycle. We introduce the notion of loose-ordering to specify when components interact with each other and we propose a set of patterns to capture this notion in assertions. This new notion can already be expressed in languages like PSL, for which there exist tools to generate ABV monitors. But the definition of dedicated patterns makes it easier to write the properties. Moreover we define a direct translation of these patterns into SystemC monitors, and we show that it avoids the combinatorial explosion that would occur during a prior translation into PSL.
Type de document :
Communication dans un congrès
Design, Automation, and Test in Europe (DATE), Mar 2016, Dresden, Germany. 2016, 〈http://www.date-conference.com/〉
Liste complète des métadonnées

Littérature citée [7 références]  Voir  Masquer  Télécharger

http://hal.univ-grenoble-alpes.fr/hal-01243246
Contributeur : Florence Maraninchi <>
Soumis le : lundi 14 décembre 2015 - 17:03:43
Dernière modification le : vendredi 6 juillet 2018 - 10:08:02
Document(s) archivé(s) le : samedi 29 avril 2017 - 13:33:52

Fichier

main.pdf
Fichiers produits par l'(les) auteur(s)

Identifiants

  • HAL Id : hal-01243246, version 1

Collections

Citation

Yuliia Romenska, Florence Maraninchi. Efficient Monitoring of Loose-Ordering Properties for SystemC/TLM. Design, Automation, and Test in Europe (DATE), Mar 2016, Dresden, Germany. 2016, 〈http://www.date-conference.com/〉. 〈hal-01243246〉

Partager

Métriques

Consultations de la notice

339

Téléchargements de fichiers

216