SecDec : Secure Decode Stage thanks to masking of instructions with the generated signals - Grenoble Alpes Cybersecurity Institute Access content directly
Conference Papers Year : 2022

SecDec : Secure Decode Stage thanks to masking of instructions with the generated signals

Abstract

Physical attacks are becoming a major security issue in IOT applications. One of the main vectors of attacks on processors is the corruption of the execution flow. Fault injections allow the modification of instructions, in particular jumps and branches. The proposed approach involves making a RISC-V processors instruction path more resistant by introducing dependencies between succeeding instructions. The signals extracted from the instruction decoding stage is used to unmask the following instruction. Whereas all instructions have been previously masked during compilation with the expected mask. We show that this solution has a very low hardware overhead of 3.25% and power consumption of 4.33%. But also overhead software of 1.61% in code size and 1.12% in execution time. An instruction corruption or a jump will be detected on average in fewer than 2 cycles after the fault while making disassembling from side-channel leakages becomes more difficult.
Fichier principal
Vignette du fichier
SECDEC_DSD2022.pdf (844.49 Ko) Télécharger le fichier
Origin : Files produced by the author(s)

Dates and versions

hal-04004062 , version 1 (04-01-2024)

Identifiers

Cite

Gaetan Leplus, Olivier Savry, Lilian Bossuet. SecDec : Secure Decode Stage thanks to masking of instructions with the generated signals. 2022 25th Euromicro Conference on Digital System Design (DSD), Aug 2022, Maspalomas, Spain. pp.1, ⟨10.1109/DSD57027.2022.00080⟩. ⟨hal-04004062⟩
20 View
25 Download

Altmetric

Share

Gmail Facebook X LinkedIn More