index - Equipe Secure and Safe Hardware Accéder directement au contenu

 

Dernières publications

Mots clés

Authentication AES Field programmable gate arrays SCA Transistors Hardware security Signal processing algorithms Tunneling magnetoresistance Formal proof Countermeasures Reliability Computational modeling Loop PUF OCaml Side-channel attacks SCA Simulation Countermeasure Dual-rail with Precharge Logic DPL Confusion coefficient Application-specific VLSI designs Neural networks Convolution Resistance FDSOI 3G mobile communication Security and privacy Formal methods Side-Channel Attacks Sensors SoC ASIC Training Image processing Fault injection Information leakage Machine learning PUF Sécurité Elliptic curve cryptography Voltage Side-channel attacks Intrusion detection DRAM Variance-based Power Attack VPA Magnetic tunnel junction CRT STT-MRAM Side-channel attack Energy consumption Side-Channel Analysis Differential power analysis DPA Aging Filtering Masking Spin transfer torque GSM Power demand CPA Fault injection attack Circuit faults FPGA Protocols Reverse-engineering Logic gates Side-Channel Analysis SCA Routing Hardware Steadiness Security Security services Magnetic tunneling Receivers Asynchronous Costs Defect modeling Internet of Things Cryptography Robustness Dynamic range Temperature sensors Reverse engineering Lightweight cryptography Side-channel analysis Power-constant logic Writing Masking countermeasure Mutual Information Analysis MIA Estimation Coq Randomness Switches TRNG Random access memory Process variation Field Programmable Gates Array FPGA RSA Linearity MRAM Differential Power Analysis DPA Electromagnetic

 

Documents avec texte intégral

213

Références bibliographiques

428

Open access

39 %

Collaborations