|
|
||
|---|---|---|
|
hal-00517781v1
Communication dans un congrès
D. Panyasak, Gilles Sicard, Marc Renaudin. A Current Shaping Methodology for Low EMI Asynchronous Circuits INSA Toulouse, France. 3rd International Workshop on Electromagnetic Compatibility of Integrated Circuits, Nov 2002, Toulouse, France. pp. 43-48, 2002 |
||
|
hal-01392585v1
Communication dans un congrès
G. Sicard, D. Panyasak, M. Renaudin. Asynchronus design for improved EMC behavior of ICs 4th International Workshop on Electromagnetic Compatibility of Integrated Circuits (EMC Compo'04), Mar 2004, Angers, France |
||
|
tel-00007775v1
Thèse
D. Panyasak. REDUCTION DE L'EMISSION ELECTROMAGNETIQUE DES CIRCUITS INTEGRES : L'ALTERNATIVE ASYNCHRONE Micro et nanotechnologies/Microélectronique. Institut National Polytechnique de Grenoble - INPG, 2004. Français |
||
|
hal-00009579v1
Article dans une revue
D. Panyasak, G. Sicard, Marc Renaudin. A current shaping methodology for lowering EM disturbances in asynchronous circuits Microelectronics Journal, Elsevier, 2004, June: 35(6), pp.531-40. <10.1016/j.mejo.2003.11.005> |
||
|
|
||