A practical framework for specification, verification and design of self-timed pipelines - Université Grenoble Alpes Accéder directement au contenu
Communication Dans Un Congrès Année : 2017

A practical framework for specification, verification and design of self-timed pipelines

Résumé

Asynchronous circuits are interesting alternatives for implementing ultra-low power systems but they are more challenging to design. This work provides methods for designers to specify, verify, and implement self-timed pipelines. The connection of standard primitives allows specifying a control circuit. A method to derive a Petri net based model of this circuit is presented. The modeled transactions are only those necessary at a high level for the circuit verification and performance analysis. Additionally, the proposed framework includes merge and split choice structures in the control circuit for further reducing the power consumption of the targeted systems. It is associated with a design flow which uses standard EDA tools. The paper presents two practical examples illustrating how this framework can be used to design low-power systems based on a datapath specification: a finite impulse response (FIR) filter and an advanced encryption standard (AES) cipher. The obtained asynchronous FIR is 20% smaller and consumes 30% less energy compared to the synchronous design. The obtained asynchronous AES is 2% larger but consumes three times less energy than its synchronous counterpart.
Fichier non déposé

Dates et versions

hal-01512247 , version 1 (21-04-2017)

Identifiants

Citer

Jean Simatic, Abdelkarim Cherkaoui, Bertrand François, Rodrigo Possamai Bastos, Laurent Fesquet. A practical framework for specification, verification and design of self-timed pipelines. 23rd IEEE International Symposium on Asynchronous Circuits and Systems (Async 2017), May 2017, San Diego, CA, United States. pp.65-72, ⟨10.1109/ASYNC.2017.16⟩. ⟨hal-01512247⟩
227 Consultations
0 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More